ASIC and FPGA designs consist of distinct blocks of logic bound together by a top-level design. Taking advantage of this modularity and enabling automation and reuse of blocks across designs requires tools for automated processing and generation of top level files, letting you easily parametrize and aggregate the blocks in various configurations. To this end, Antmicro created Topwrap , an open source toolkit for connecting individual HDL modules into full designs of varying complexity.