Semiconductor verification teams run thousands of simulation jobs every night using Electronic Design Automation (EDA) tools. A large verification environment can generate logs from 100,000 or more test executions per night. A single regression cycle produces simulation logs, compilation logs, and scheduler logs.